Welcome to the resource topic for 2006/371
Title:
Hardware Implementation of the \eta_T Pairing in Characteristic 3
Authors: Robert Ronan, Colm o hEigeartaigh, Colin Murphy, Tim Kerins, Paulo S. L. M. Barreto
Abstract:Recently, there have been many proposals for secure and novel cryptographic protocols that are built on bilinear pairings. The \eta_T pairing is one such pairing and is closely related to the Tate pairing. In this paper we consider the efficient hardware implementation of this pairing in characteristic 3. All characteristic 3 operations required to compute the pairing are outlined in detail. An efficient, flexible and reconfigurable processor for the \eta_T pairing in characteristic 3 is presented and discussed. The processor can easily be tailored for a low area implementation, for a high throughput implementation, or for a balance between the two. Results are provided for various configurations of the processor when implemented over the field \mathbb{F}_{3^{97}} on an FPGA. As far as we are aware, the processor returns the first characteristic 3 \eta_T pairing in hardware that includes a final exponentiation to a unique value.
ePrint: https://eprint.iacr.org/2006/371
See all topics related to this paper.
Feel free to post resources that are related to this paper below.
Example resources include: implementations, explanation materials, talks, slides, links to previous discussions on other websites.
For more information, see the rules for Resource Topics .