Welcome to the resource topic for 2005/146
Title:
A High Speed Architecture for Galois/Counter Mode of Operation (GCM)
Authors: Bo Yang, Sambit Mishra, Ramesh Karri
Abstract:In this paper we present a fully pipelined high speed hardware architecture for Galois/Counter Mode of Operation (GCM) by analyzing the data dependencies in the GCM algorithm at the architecture level. We show that GCM encryption circuit and GCM authentication circuit have similar critical path delays resulting in an efficient pipeline structure. The proposed GCM architecture yields a throughput of 34 Gbps running at 271 MHz using a 0.18 um CMOS standard cell library.
ePrint: https://eprint.iacr.org/2005/146
See all topics related to this paper.
Feel free to post resources that are related to this paper below.
Example resources include: implementations, explanation materials, talks, slides, links to previous discussions on other websites.
For more information, see the rules for Resource Topics .