[Resource Topic] 2000/051: Reducing the Gate Count of Bitslice DES

Welcome to the resource topic for 2000/051

Title:
Reducing the Gate Count of Bitslice DES

Authors: Matthew Kwan

Abstract:

This paper describes various techniques to reduce the number of logic gates needed to implement the DES S-boxes in bitslice software. Using standard logic gates, an average of 56 gates per S-box was achieved, while an average of 51 was produced when non-standard gates were utilized. This is an improvement over the previous best result, which used an average of 61 non-standard gates.

ePrint: https://eprint.iacr.org/2000/051

See all topics related to this paper.

Feel free to post resources that are related to this paper below.

Example resources include: implementations, explanation materials, talks, slides, links to previous discussions on other websites.

For more information, see the rules for Resource Topics .